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Current-Voltage Characteristics of Small Size MO $1 
Transistors 
B. HOENEISEN AND C. A. MEAD 
dbsfraci-One-dimensional analysis  is  used  to find an upper ar t i  
lower bound to the  drain  current of MOS transistors. The  drain  ar ti 
source depletion regions and charge carrier velocity saturation a ~ x  
taken into account. These considerations are important  in  small dl:.. 
vices. 
As the channel  length of an MOS transistor is made  smaller, tv o 
corrections to  the  standard  theory [l ] should be considered. Firi:t, 
the  drain  and source depletion regions are no longer negligible cor I -  
pared to  the channel length. Second,  charge carrier velocity saturi- 
tion becomes important. One-dimensional analysis, including the x:
two corrections, is used to find an upper and lower bound to  the dra 11 
current. 
ONE-DIMENSIONAL NALYSIS 
The metal-oxide-semiconductor (MOS) transistor is essentially 
a two-dimensional device. It can, however, be analyzed appro::i- 
mately as a one-dimensional device, provided that 1) the chanl el 
plus substrate charge per unit  area is determined exclusively by t E 
gate voltage and  not by the source or drain voltages (all voltages are  
referred to  the  substrate),  and 2 )  the electric field component ala ~g 
the channel should be small compared to  the normal component i n  
the silicon surface. Both conditions are satisfied in the central regi I n  
of the channel defined by Ws<x< (L - WD).  L is the channel length 
and WS and WD are  the source and  drain depletion region thicknes: s 
in  absence of the  gate,  as shown in Fig. 1. Thus  the one-dimensiol .el 
analysis  can be applied only to  the  central region of the channel. The 
problem is then  to determine the  boundary conditions,  i.e., the ch;. I:- 
ne1 voltages at x =  Ws and x =  (L -  WD). This is  a difficult probh ~n 
because two-dimensional analysis cannot be avoided. 
We shall consider an n-channel device. The charge per unit ales 
induced in the silicon by  the  gate voltage  is the sum of the chan le1 
charge  per unit  area -Q and  the depletion region space  charge 1~:r 
unit area - 2 / 2 q C ~ V .  V is the substrate band bending, CB is I he 
substrate doping  concentration, e is the silicon permittivity,  and /. is 
the electronic charge. The electric field in the  gate oxide is (Vu- l i , , ~  
- V)/x,, where VFB is the flat-band  voltage and x, is the oxide 1a:a:r 
thickness. Thus 
Q + d 2 q C ~ V  = Ca(Va - VFB - V )  -_I 
where Co=eoJxo is the oxide capacitance per unit area. eo* is the o;s:.cie 
permittivity. 
The  drain  current ID can be obtained by solving the differen.:ial 
equation 
I D  = w q 4 x ,  Y)&, y)dy E Z Q w r  (2) 
where n and w are  the charge  carrier  concentration and velocity, c T  is 
the channel width, Q - J O W  qn dy is the channel charge per unit zlr'ea 
given by (l), and werf is the effective carrier velocity. We approximate 
the effective carrier velocity by 
This expression has the correct behavior at  the two  asymptotes. ?or 
low electric fields in the x direction vcff=peff(dV/dx), where pcff is the 
effective mobility. For high electric fields in the x direction veff : s a o ,  
where vo = 1 X lo7 cm/s is the  saturation velocity of electrons in jili- 
con. 
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Fig. 1. Cross section of an n-channel MOS transistor.  Drain  and source depletion 
used in  the  analysis  are shown. 
regions in absence of the gate  extend to the  dashed lines. The x ,  y coordinates 
The solution of ( 2 )  with the  boundary conditions V =  VI at  
x=xland  V=Vzatx=x2is  
- -- Y'zc~ [VP - VPI 1 (4) 
where L'=xt--xl .  Notice that the effect of charge carrier velocity 
saturation is to replace the length L' by [(L'+0.rerr/v~))(V2-V1)]. 
Equation (4) is only valid for VI 2 V2<: Vzeat where VZBat is the chan- 
nel saturation voltage defined by 
2 
3 co 
I t  can be shown that when VZ = Vtsat the charge  carriers at x = x 2  have 
the  saturation velocity v,, so that  the channel charge per unit area 
at  x =x2 is 
In  addition, if Vs = VgBat, he electric field along the channel dV/dx is 
infinite a t  x = X Z .  Since the electric field cannot be infinite we conclude 
that  the channel  voltage at  x = (L  - WD) is always smaller than V2z,,t.1 
The dependence of the  effective mobility on the electric field com- 
ponent normal to  the silicon surface was not taken  into account when 
integrating (2). This effect can be approximated by an empirical 
relation [l] between bff and  the "average"  electric field component 
normal to  the silicon surface, defined by 
UPPER BOUND 
At  the source the  substrate band bending V a t  onset of strong in- 
version is V = V,y+2.$. At  the  drain  it is V =   V D $ ~ . $ .  .$ is the differ- 
ence between the Fermi level and  the intrinsic  Fermi level in the bulk 
of the substrate. An upper bound to the drain current can be ob- 
tained from (4) by  setting L' equal to (L  - Ws - WD),  VI = V8+2.$, 
and Vz = V ~ + 2 4  or V2 = Vzsat whichever is smaller. This is equivalent 
to applying the one-dimensional analysis from x1 = Ws to x2 = (L - WD),  
but instead of using the correct (but unknown) boundary  conditions 
Vl and Va, we use a lower bound for K I  and  an upper bound for VZ. 
As a result the  drain  current obtained by this approximation is an 
upper bound to the actual current. Standard theory [I] and this 
upper bound are compared with experiment, for a particular MOS 
transistor, in Fig. 2(a)  and  (b). 
LOWER  BOUND 
A lower bound to  the  drain  current is obtained from (4) by setting 
L' equal to  the source-drain spacing L, VI = Vs+2.$, and Vz = V D + ~ +  
or Va = Vtast whichever is smaller. This is equivalent t o  assuming that 
the fields near  the  drain [Z]. 
1 This  statement  is also  confirmed by  a first-order  two-dimensional  analysis of 
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Fig. 2 .  (a) Standard theory, (b) upper bound, and (c) lower bound are compared 
with the  experimental  drain  characteristics of a  particular MOS transistor  The 
transistor  characteristics  are L =3.4  pm, Z =51  rm, VPB = -1.0 V, x =I lbo  A 
CB =2.8 XlOlS cm-8, and kff =0.0770 -1.25 XlO-9.E.q (maNs). ‘fhe source 
voltage is V,=O V. All voifages  are  referred to  the  stbstrate. 
the one-dimensional analysis  is valid from  source to  drain.  This  ap- 
proximation underestimates the channel charge per unit area near 
the  drain  and near the sou,rce, because even without  the  gate,  the 
substrate is already depleted  near the  drain  or  the source. Thus we 
conclude that  this  approximation is a lower bound to  the  drain cur- 
rent.  This lower bound is compared with experiment  in Fig. 2(c). 
SUMMARY AND CONCLUSIONS 
The gate turn-on voltage VQT is obtained from (1) by setting 
V = V s f 2 9  and Q = O .  The result is 
where VD‘ = VD or VD’ = V L I ~ ~ ~ ,  whichever is smaller. 
The  drain  saturation voltage V D ~ ~ ~  is defined by 
alID 
a v ~  vD-vD8at 
! = 0. (9) 
(The  drain depletion region W D  is kept  constant  during  the differ- 
entiation.)  In (8) it is understood that V D ~  Vs  and  that neither the 
source nor the  drain  junctions  are in forward conduction. An upper 
bound to  the drain current is obtained from (8) by setting a = l .  
A lower bound is obtained  with a! = O .  The correct  value of the factor 
(or function) a can only be obtained from a two-dimensional analysis 
or from experiment. The present  analysis guarantees  that O<a <l.  
Equation (8) is the same as the standard expression except for 
two  additional terms in the denominator: -Ct(ws+wD) which takes 
into account the depletion regions and (/kff/zJJ(VD’-Vs) which is 
due  to velocity saturation of the charge carriers. 
The  standard expression is quite good even for channel lengths  as 
small as 4 N r n  because the two  corrective terms a.re of similar mag- 
nitude and opposite sign. The upper and lower bounds do not differ 
by more than a  factor of 2,  even for the smallest MOS transistor de- 
termined by fundamental physical limitatilons [3]. 
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Adaptive Ferroelectric  Transformers with Improved 
Temperature  Characteristics 
S. S. PERLMAN AND J. H. McCUSKER 
Abstract-Adaptive ferroelectric transformers with significantly 
improved temperature characteristics are possible as  a result of a 
new fabrication technique. A standard type transformer structure 
composed of two mechanically  bonded parallel-plate ceramic  ferro- 
electric  capacitors is used  but  the  structure is surface-mounted on a 
rigid substrate  instead of being totally encapsulated  in  a  casting com- 
pound. 
An adaptive ferroelectric transformer (AFT) is a solid-state 
analog memory device [l]. A  three-terminal AFT is  composed of two 
mechanically bonded parallel-plate  capacitors  made of a ferroelectric 
material.  When an  input signal voltage is applied to one capacitor, 
i t  vibrates due to its piezoelectric properties. The vibrations are 
coupled to  the  output capacitor where a piezoelectric signal voltage 
is developed. The piezoelectric behavior of the capacitors is func- 
tionally dependent on the  state of ferroelectric polarization. Thus, 
the voltage gain (Vout/Vin) of the AFT can be ‘[set” to different 
values by the application of a polarizing voltage control pulse to  
either of its terminals. The voltage gain can be varied by 40 dB 
within a typical range of -85 to -25 dB when only one capacitor 
is control-pulsed or it can be set anywhere within the entire range 
when both  capacitors are control-pulsed. The transfer  characteristic, 
gain versus frequency, is flat over a  number of decades of frequency 
as  determined by  the size of the  structure.  The devices are particu- 
larly  suited for application to memory control  circuits that  set analog 
electronic functions to different values [2]. However, a problem is 
often encountered in the employment of an  AFT because its gain 
settings  display  relatively poor temperature stabi1,ity. Temperature- 
compensating  circuits  are  often required. 
A typical temperature characteristic for a maximum gain  setting 
of a prior-art  AFT is shown in Fig. 1 (a). ‘The particular device mea- 
sured was essentially equivalent to those previously reported [l]. 
The same ceramic ferroelectric material‘ was used with  a  rectangular 
structure  (250X250X20 mil) which was t.otally encapsulated in the 
same casting compound.2 Encapsulation was required in order to 
raise the maximum gain of the device. High values of maximum gain 
for an  AFT  can be achieved only if the nonresonant vibrations of 
the transformer structure  are restricted to one type or a  combination 
of types  that yield the same  polarity output signals. The transformer 
structure can be excited into transverse vibrations (expansion and 
contraction in the plane of the capacitor faces) and flexural vibrations 
(bending perpendicular to the capacitor  faces).  These  vibrations 
yield opposite-polarity output signals which tend to cancel each 
other, as experienced when the device structure is not encapsulated. 
Encapsulation tends to preferentially eliminate flexural vibrations 
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